📦 linux-manual

82568 pages · page 63 of 413

D (continued)

devm_regmap_add_irq_chip_fwnode(9)Resource managed regmap_add_irq_chip_fwnode()✨
devm_regmap_del_irq_chip(9)Resource managed regmap_del_irq_chip()✨
devm_regmap_field_alloc(9)Allocate and initialise a register field.✨
devm_regmap_field_bulk_alloc(9)Allocate and initialise a bulk register fields.✨
devm_regmap_field_bulk_free(9)Free a bulk register field allocated using devm_regmap_field_bulk_alloc.✨
devm_regmap_field_free(9)Free a register field allocated using devm_regmap_field_alloc.✨
devm_regmap_init(9)Initialise managed register map✨
devm_regmap_init_ac97(9)Initialise AC'97 register map✨
devm_regmap_init_fsi(9)Initialise managed register map✨
devm_regmap_init_i2c(9)Initialise managed register map✨
devm_regmap_init_i3c(9)Initialise managed register map✨
devm_regmap_init_mdio(9)Initialise managed register map✨
devm_regmap_init_mmio(9)Initialise managed register map✨
devm_regmap_init_mmio_clk(9)Initialise managed register map with clock✨
devm_regmap_init_sccb(9)Initialise managed register map✨
devm_regmap_init_sdw(9)Initialise managed register map✨
devm_regmap_init_sdw_mbq(9)Initialise managed register map✨
devm_regmap_init_sdw_mbq_cfg(9)Initialise managed MBQ SDW register map with config✨
devm_regmap_init_slimbus(9)Initialise managed register map✨
devm_regmap_init_spi(9)Initialise register map✨
devm_regmap_init_spi_avmm(9)Initialize register map for Intel SPI Slave to AVMM Bus Bridge✨
devm_regmap_init_spmi_base(9)Create managed regmap for Base register space✨
devm_regmap_init_spmi_ext(9)Create managed regmap for Ext register space✨
devm_regmap_init_sunxi_rsb(9)Initialise managed register map✨
devm_regmap_init_w1(9)Initialise managed register map✨
devm_regulator_bulk_get(9)managed get multiple regulator consumers✨
devm_regulator_bulk_get_const(9)devm_regulator_bulk_get() w/ const data✨
devm_regulator_bulk_get_enable(9)managed get'n enable multiple regulators✨
devm_regulator_bulk_get_exclusive(9)managed exclusive get of multiple regulator consumers✨
devm_regulator_bulk_put(9)Resource managed regulator_bulk_put()✨
devm_regulator_bulk_register_supply_alias(9)Managed register multiple aliases✨
devm_regulator_get(9)Resource managed regulator_get()✨
devm_regulator_get_enable(9)Resource managed regulator get and enable✨
devm_regulator_get_enable_optional(9)Resource managed regulator get and enable✨
devm_regulator_get_enable_read_voltage(9)Resource managed regulator get and enable that returns the voltage✨
devm_regulator_get_exclusive(9)Resource managed regulator_get_exclusive()✨
devm_regulator_get_optional(9)Resource managed regulator_get_optional()✨
devm_regulator_irq_helper(9)resource managed registration of IRQ based regulator event/error notifier✨
devm_regulator_put(9)Resource managed regulator_put()✨
devm_regulator_register(9)Resource managed regulator_register()✨
devm_regulator_register_notifier(9)Resource managed regulator_register_notifier✨
devm_regulator_register_supply_alias(9)Resource managed regulator_register_supply_alias()✨
devm_regulator_unregister_notifier(9)Resource managed regulator_unregister_notifier()✨
devm_release_action(9)release previously added custom action✨
devm_release_resource(9)release a previously requested resource✨
devm_remove_action(9)removes previously added custom action✨
devm_remove_action_nowarn(9)removes previously added custom action✨
devm_request_any_context_irq(9)allocate an interrupt line for a managed device with error logging✨
devm_request_free_mem_region(9)find free region for device private memory✨
devm_request_resource(9)request and reserve an I/O or memory resource✨
devm_request_threaded_irq(9)allocate an interrupt line for a managed device with error logging✨
devm_reset_control_array_get(9)Resource managed reset control array get✨
devm_reset_control_bulk_get_exclusive(9)resource managed reset_control_bulk_get_exclusive()✨
devm_reset_control_bulk_get_exclusive_released(9)resource managed reset_control_bulk_get_exclusive_released()✨
devm_reset_control_bulk_get_optional_exclusive(9)resource managed reset_control_bulk_get_optional_exclusive()✨
devm_reset_control_bulk_get_optional_exclusive_released(9)resource managed reset_control_bulk_optional_get_exclusive_released()✨
devm_reset_control_bulk_get_optional_shared(9)resource managed reset_control_bulk_get_optional_shared()✨
devm_reset_control_bulk_get_shared(9)resource managed reset_control_bulk_get_shared()✨
devm_reset_control_bulk_get_shared_deasserted(9)resource managed reset_control_bulk_get_shared() + reset_control_bulk_deassert()✨
devm_reset_control_get_exclusive(9)resource managed reset_control_get_exclusive()✨
devm_reset_control_get_exclusive_by_index(9)resource managed reset_control_get_exclusive()✨
devm_reset_control_get_exclusive_deasserted(9)resource managed reset_control_get_exclusive() + reset_control_deassert()✨
devm_reset_control_get_exclusive_released(9)resource managed reset_control_get_exclusive_released()✨
devm_reset_control_get_optional_exclusive(9)resource managed reset_control_get_optional_exclusive()✨
devm_reset_control_get_optional_exclusive_deasserted(9)resource managed reset_control_get_optional_exclusive() + reset_control_deassert()✨
devm_reset_control_get_optional_exclusive_released(9)resource managed reset_control_get_optional_exclusive_released()✨
devm_reset_control_get_optional_shared(9)resource managed reset_control_get_optional_shared()✨
devm_reset_control_get_optional_shared_deasserted(9)resource managed reset_control_get_optional_shared() + reset_control_deassert()✨
devm_reset_control_get_shared(9)resource managed reset_control_get_shared()✨
devm_reset_control_get_shared_by_index(9)resource managed reset_control_get_shared✨
devm_reset_control_get_shared_deasserted(9)resource managed reset_control_get_shared() + reset_control_deassert()✨
devm_reset_controller_register(9)resource managed reset_controller_register()✨
devm_rpi_firmware_get(9)Get pointer to rpi_firmware structure.✨
devm_rproc_add(9)resource managed rproc_add()✨
devm_rproc_alloc(9)resource managed rproc_alloc()✨
devm_rtc_device_register(9)resource managed rtc_device_register()✨
devm_sdca_irq_allocate(9)allocate an SDCA interrupt structure for a device✨
devm_sigmadsp_init(9)Initialize SigmaDSP instance✨
devm_sigmadsp_init_i2c(9)Initialize SigmaDSP instance✨
devm_sigmadsp_init_regmap(9)Initialize SigmaDSP instance✨
devm_snd_dmaengine_pcm_register(9)resource managed dmaengine PCM registration✨
devm_snd_soc_register_card(9)resource managed card registration✨
devm_snd_soc_register_component(9)resource managed component registration✨
devm_spi_mem_dirmap_create(9)Create a direct mapping descriptor and attach it to a device✨
devm_spi_mem_dirmap_destroy(9)Destroy a direct mapping descriptor attached to a device✨
devm_spi_new_ancillary_device(9)Register managed ancillary SPI device✨
devm_spi_offload_alloc(9)Allocate offload instance✨
devm_spi_offload_get(9)Get an offload instance✨
devm_spi_offload_rx_stream_request_dma_chan(9)Get the DMA channel info for the RX stream✨
devm_spi_offload_trigger_get(9)Get an offload trigger instance✨
devm_spi_offload_trigger_register(9)Allocate and register an offload trigger✨
devm_spi_offload_tx_stream_request_dma_chan(9)Get the DMA channel info for the TX stream✨
devm_spi_optimize_message(9)managed version of spi_optimize_message()✨
devm_spi_register_controller(9)register managed SPI host or target controller✨
devm_stmmac_pltfr_probe(9)✨
devm_stmmac_probe_config_dt(9)✨
devm_tegra_core_dev_init_opp_table(9)initialize OPP table✨
devm_tegra_memory_controller_get(9)get Tegra Memory Controller handle✨
devm_tegra_mipi_add_provider(9)Managed registration of a Tegra MIPI calibration function provider.✨
devm_tegra_pmc_get(9)find the PMC for a given device✨
devm_thermal_cooling_device_register(9)register a thermal cooling device✨
devm_thermal_fwnode_cooling_device_register(9)register a thermal cooling device✨
devm_thermal_of_child_cooling_device_register(9)register an OF thermal cooling device✨
devm_thermal_of_cooling_device_register(9)register an OF thermal cooling device✨
devm_thermal_of_zone_register(9)register a thermal tied with the sensor life cycle✨
devm_thermal_of_zone_unregister(9)Resource managed version of thermal_of_zone_unregister().✨
devm_ti_sci_get_by_phandle(9)Managed get handle using phandle✨
devm_ti_sci_get_handle(9)Managed get handle✨
devm_ti_sci_get_of_resource(9)Get a TISCI resource assigned to a device✨
devm_ti_sci_get_resource(9)Get a resource range assigned to the device✨
devm_ti_sci_get_resource_sets(9)Get a TISCI resources assigned to a device✨
devm_uio_register_device(9)Resource managed uio_register_device()✨
devm_usb_get_phy(9)find the USB PHY✨
devm_usb_get_phy_by_node(9)find the USB PHY by device_node✨
devm_usb_get_phy_by_phandle(9)find the USB PHY by phandle✨
devm_v4l2_sensor_clk_get(9)lookup and obtain a reference to a clock producer for a camera sensor✨
devm_v4l2_sensor_clk_get_legacy(9)lookup and obtain a reference to a clock producer for a camera sensor.✨
devm_versal_sysmon_core_probe(9)Initialize Versal SysMon core✨
devm_watchdog_register_device(9)resource managed watchdog_register_device()✨
devm_work_autocancel(9)Resource-managed work allocation✨
devpts_get_priv(9)- get private data for a slave✨
devpts_pty_kill(9)- remove inode form /dev/pts/✨
devpts_pty_new(9)- create a new inode in /dev/pts/✨
devres_add(9)Register device resource✨
devres_close_group(9)Close a devres group✨
devres_destroy(9)Find a device resource and destroy it✨
devres_find(9)Find device resource✨
devres_for_each_res(9)Resource iterator✨
devres_free(9)Free device resource data✨
devres_get(9)Find devres, if non-existent, add one atomically✨
devres_open_group(9)Open a new devres group✨
devres_release(9)Find a device resource and destroy it, calling release✨
devres_release_all(9)Release all managed resources✨
devres_release_group(9)Release resources in a devres group✨
devres_remove(9)Find a device resource and remove it✨
devres_remove_group(9)Remove a devres group✨
devt_from_partuuid(9)looks up the dev_t of a partition by its UUID✨
dfa_free(9)free a dfa allocated by aa_dfa_unpack✨
dfh_find_param(9)find parameter block for the given parameter id✨
dfl_feature_ioctl_get_num_irqs(9)dfl feature _GET_IRQ_NUM ioctl interface.✨
dfl_feature_ioctl_set_irq(9)dfl feature _SET_IRQ ioctl interface.✨
dfl_fme_create_bridge(9)create fme fpga bridge platform device as child✨
dfl_fme_create_mgr(9)create fpga mgr platform device as child device✨
dfl_fme_create_region(9)create fpga region platform device as child✨
dfl_fme_destroy_bridge(9)destroy fpga bridge platform device✨
dfl_fme_destroy_bridges(9)destroy all fpga bridge platform device✨
dfl_fme_destroy_mgr(9)destroy fpga mgr platform device✨
dfl_fme_destroy_region(9)destroy fme region✨
dfl_fme_destroy_regions(9)destroy all fme regions✨
dfl_fpga_cdev_assign_port(9)assign a port platform device back✨
dfl_fpga_cdev_config_ports_pf(9)configure ports to PF access mode✨
dfl_fpga_cdev_config_ports_vf(9)configure ports to VF access mode✨
dfl_fpga_cdev_release_port(9)release a port platform device✨
DFL_FPGA_CHECK_EXTENSION(9)_IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 1)✨
dfl_fpga_check_port_id(9)check the port id✨
dfl_fpga_dev_feature_init(9)init for sub features of dfl feature device✨
dfl_fpga_dev_feature_uinit(9)uinit for sub features of dfl feature device✨
dfl_fpga_dev_ops_register(9)register cdev ops for feature dev✨
dfl_fpga_dev_ops_unregister(9)unregister cdev ops for feature dev✨
dfl_fpga_enum_info_add_dfl(9)add info of a device feature list to enum info✨
dfl_fpga_enum_info_add_irq(9)add irq table to enum info✨
dfl_fpga_feature_devs_enumerate(9)enumerate feature devices✨
dfl_fpga_feature_devs_remove(9)remove all feature devices✨
DFL_FPGA_FME_ERR_GET_IRQ_NUM(9)_IOR(DFL_FPGA_MAGIC, DFL_FME_BASE + 3, __u32 num_irqs)✨
DFL_FPGA_FME_ERR_SET_IRQ(9)_IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 4, struct dfl_fpga_irq_set)✨
DFL_FPGA_FME_PORT_ASSIGN(9)_IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 2, int port_id)✨
DFL_FPGA_FME_PORT_RELEASE(9)_IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 1, int port_id)✨
DFL_FPGA_GET_API_VERSION(9)_IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 0)✨
DFL_FPGA_PORT_ERR_GET_IRQ_NUM(9)_IOR(DFL_FPGA_MAGIC, DFL_PORT_BASE + 5, __u32 num_irqs)✨
DFL_FPGA_PORT_ERR_SET_IRQ(9)_IOW(DFL_FPGA_MAGIC, DFL_PORT_BASE + 6, struct dfl_fpga_irq_set)✨
dfl_fpga_port_ops_add(9)add port_ops to global list✨
dfl_fpga_port_ops_del(9)remove port_ops from global list✨
dfl_fpga_port_ops_get(9)get matched port ops from the global list✨
dfl_fpga_port_ops_put(9)put port ops✨
DFL_FPGA_PORT_RESET(9)_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 0)✨
DFL_FPGA_PORT_UINT_GET_IRQ_NUM(9)_IOR(DFL_FPGA_MAGIC, DFL_PORT_BASE + 7, __u32 num_irqs)✨
DFL_FPGA_PORT_UINT_SET_IRQ(9)_IOW(DFL_FPGA_MAGIC, DFL_PORT_BASE + 8, struct dfl_fpga_irq_set)✨
dfl_fpga_set_irq_triggers(9)set eventfd triggers for dfl feature interrupts✨
dfll_build_i2c_lut(9)build the I2C voltage register lookup table✨
dfll_calc_monitored_rate(9)convert DFLL_MONITOR_DATA_VAL rate into real freq✨
dfll_calculate_rate_request(9)calculate DFLL parameters for a given rate✨
dfll_disable(9)switch from open-loop mode to disabled mode✨
dfll_enable(9)switch a disabled DFLL to open-loop mode✨
dfll_fetch_common_params(9)read DFLL parameters from the device tree✨
dfll_fetch_i2c_params(9)query PMIC I2C params from DT & regulator subsystem✨
dfll_force_output(9)force output a fixed value✨
dfll_i2c_set_output_enabled(9)enable/disable I2C PMIC voltage requests✨
dfll_init(9)Prepare the DFLL IP block for use✨
dfll_init_clks(9)clk_get() the DFLL source clocks✨
dfll_init_i2c_if(9)set up the DFLL's DFLL-I2C interface✨
dfll_init_out_if(9)prepare DFLL-to-PMIC interface✨
dfll_is_running(9)is the DFLL currently generating a clock?✨
dfll_load_i2c_lut(9)load the voltage lookup table✨
dfll_lock(9)switch from open-loop to closed-loop mode✨
dfll_pwm_set_output_enabled(9)enable/disable PWM voltage requests✨
dfll_read_monitor_rate(9)return the DFLL's output rate from internal monitor✨
dfll_register_clk(9)register the DFLL output clock with the clock framework✨
dfll_request_rate(9)set the next rate for the DFLL to tune to✨
dfll_scale_dvco_rate(9)calculate scaled rate from the DVCO rate✨
dfll_set_default_params(9)program non-output related DFLL parameters✨