dfll_set_open_loop_config(9)
π NAME β dfll_set_open_loop_config(9) π
dfll_set_open_loop_config β prepare to switch to open-loop mode.
And yes bestie, this one comes straight from the Kernel API Manual β¨
πΈ SYNOPSIS πΈ
void dfll_set_open_loop_config (struct tegra_dfll *td );
π ARGUMENTS π
tdβ DFLL instance
π DESCRIPTION π
Okay so this function is the prep step for switching the DFLL over to open-loop mode. It switches the DFLL to the low-voltage tuning range, ensures that I2C output forcing is disabled, and disables the output clock rate scaler. Iconic setup behavior, no cap π«Ά
Important caveat, bestie: the DFLLβs low-voltage tuning range parameters must be characterized to keep the downstream device stable at any DVCO input voltage. That part is not optional β itβs giving βdo the characterization or things get wobblyβ π
No return value. Literally none. π
π¦ SEE ALSO π¦
- Kernel file:
./drivers/clk/tegra/clk-dfll.c - The whole linked squad, no skips:
enum dfll_ctrl_mode(9)enum dfll_tune_range(9)struct dfll_rate_req(9)dfll_is_running(9)tegra_dfll_runtime_resume(9)tegra_dfll_runtime_suspend(9)dfll_tune_low(9)dfll_scale_dvco_rate(9)dfll_set_mode(9)dfll_i2c_set_output_enabled(9)dfll_pwm_set_output_enabled(9)dfll_set_force_output_value(9)dfll_set_force_output_enabled(9)dfll_force_output(9)dfll_load_i2c_lut(9)dfll_init_i2c_if(9)dfll_init_out_if(9)find_lut_index_for_rate(9)dfll_calculate_rate_request(9)dfll_set_frequency_request(9)dfll_request_rate(9)dfll_disable(9)dfll_enable(9)dfll_lock(9)dfll_unlock(9)dfll_register_clk(9)dfll_unregister_clk(9)dfll_calc_monitored_rate(9)dfll_read_monitor_rate(9)dfll_set_default_params(9)dfll_init_clks(9)dfll_init(9)tegra_dfll_suspend(9)tegra_dfll_resume(9)dfll_build_i2c_lut(9)read_dt_param(9)dfll_fetch_i2c_params(9)dfll_fetch_common_params(9)tegra_dfll_register(9)tegra_dfll_unregister(9)
byeee π
source/version: ./drivers/clk/tegra; date: October 2026 β¨π
π¦ where this page comes from
- nixpkgs unstable: linux-manual 7.3.1
- π girlified by deepseek-ai/DeepSeek-V4.1-Flash-1017 on : a language model's rewrite of the original, under its terms