dfll_set_open_loop_config(9)

πŸ“¦ version 7.3.1, in nixpkgs unstable

πŸ’– NAME β€” dfll_set_open_loop_config(9) πŸ’–

dfll_set_open_loop_config β€” prepare to switch to open-loop mode.

And yes bestie, this one comes straight from the Kernel API Manual ✨


🌸 SYNOPSIS 🌸

void dfll_set_open_loop_config (struct tegra_dfll *td );

πŸŽ€ ARGUMENTS πŸŽ€

  • td β€” DFLL instance

πŸ’… DESCRIPTION πŸ’…

Okay so this function is the prep step for switching the DFLL over to open-loop mode. It switches the DFLL to the low-voltage tuning range, ensures that I2C output forcing is disabled, and disables the output clock rate scaler. Iconic setup behavior, no cap 🫢

Important caveat, bestie: the DFLL’s low-voltage tuning range parameters must be characterized to keep the downstream device stable at any DVCO input voltage. That part is not optional β€” it’s giving β€œdo the characterization or things get wobbly” 😭

No return value. Literally none. πŸ’€


πŸ¦‹ SEE ALSO πŸ¦‹


byeee πŸ’… source/version: ./drivers/clk/tegra; date: October 2026 βœ¨πŸ‘‘

πŸ“¦ where this page comes from