vcn_v5_0_0_sw_fini(9)

🌸 vcn_v5_0_0_sw_fini(9) — Kernel API Manual 🌸

okay bestie, welcome to the Kernel API Manual page for vcn_v5_0_0_sw_fini 💅 this is the sw fini moment for the VCN block, and yes it's giving “we're wrapping up the software side” energy ✨

---

✨ NAME ✨

vcn_v5_0_0_sw_fini — sw fini for VCN block 🎀

---

🌈 SYNOPSIS 🌈

int vcn_v5_0_0_sw_fini (struct amdgpu_ip_block *ip_block );

---

🎀 ARGUMENTS 🎀

• ip_block — pointer to the amdgpu_ip_block for this hw instance 🫶 that's the one and only arg, bestie.

---

🦋 DESCRIPTION 🦋

okay so this is literally the VCN suspend and free up sw allocation step 💖 it suspends VCN and frees up the sw allocation, periodt. no cap, that's the whole vibe: software fini for the VCN block, doing its teardown thing so everything can wrap up cleanly 🧚

---

💖 SEE ALSO 💖

kernel file: ./drivers/gpu/drm/amd/amdgpu/vcn_v5_0_0.c 👑

the whole squad, fr fr:

• vcn_v5_0_0_early_init(9)
• vcn_v5_0_0_sw_init(9)
• vcn_v5_0_0_hw_init(9)
• vcn_v5_0_0_hw_fini(9)
• vcn_v5_0_0_suspend(9)
• vcn_v5_0_0_resume(9)
• vcn_v5_0_0_mc_resume(9)
• vcn_v5_0_0_mc_resume_dpg_mode(9)
• vcn_v5_0_0_disable_static_power_gating(9)
• vcn_v5_0_0_enable_static_power_gating(9)
• vcn_v5_0_0_disable_clock_gating(9)
• vcn_v5_0_0_disable_clock_gating_dpg_mode(9)
• vcn_v5_0_0_enable_clock_gating(9)
• vcn_v5_0_0_start_dpg_mode(9)
• vcn_v5_0_0_set_mmhub_eco_sec_level(9)
• vcn_v5_0_0_start(9)
• vcn_v5_0_0_stop_dpg_mode(9)
• vcn_v5_0_0_stop(9)
• vcn_v5_0_0_pause_dpg_mode(9)
• vcn_v5_0_0_unified_ring_get_rptr(9)
• vcn_v5_0_0_unified_ring_get_wptr(9)
• vcn_v5_0_0_unified_ring_set_wptr(9)
• vcn_v5_0_0_set_unified_ring_funcs(9)
• vcn_v5_0_0_is_idle(9)
• vcn_v5_0_0_wait_for_idle(9)
• vcn_v5_0_0_set_clockgating_state(9)
• vcn_v5_0_0_process_interrupt(9)
• vcn_v5_0_0_set_irq_funcs(9)

---

mwah 💋 bye bestie — source/version ./drivers/gpu/drm/amd/amdgpu, October 2026 ✨💖