igc_write_nvm_srwr(9)
π igc_write_nvm_srwr(9) π
bestie, welcome to the Kernel API Manual page for igc_write_nvm_srwr(9) β yes, thatβs the whole vibe: tiny function, Shadow Ram business, EEWR energy π
β¨
πΈ NAME πΈ
igc_write_nvm_srwr β write to Shadow Ram using EEWR, periodt π«
π¦ SYNOPSIS π¦
okay so the signature is literally right here, copy it exactly bestie π
s32 igc_write_nvm_srwr (struct igc_hw *hw , u16 offset , u16 words , u16
*data );
π ARGUMENTS π
hwβ pointer to the HW structure π«Άoffsetβ offset within the Shadow Ram to be written to β¨wordsβ number of words to write π’dataβ 16 bit word(s) to be written to the Shadow Ram πΎ
π DESCRIPTION π
Writes data to Shadow Ram at offset using the EEWR register. slay, but like... carefully π
π¨ important caveat bestie: if igc_update_nvm_checksum is not called after this function , the Shadow Ram will most likely contain an invalid checksum. so yeah, donβt skip that step unless you want chaos ππ
π SEE ALSO π
Kernel file: ./drivers/net/ethernet/intel/igc/igc_i225.c
the whole i225 squad is here too, no cap π«Ά:
igc_acquire_nvm_i225(9)igc_release_nvm_i225(9)igc_get_hw_semaphore_i225(9)igc_acquire_swfw_sync_i225(9)igc_release_swfw_sync_i225(9)igc_read_nvm_srrd_i225(9)igc_write_nvm_srwr_i225(9)igc_validate_nvm_checksum_i225(9)igc_pool_flash_update_done_i225(9)igc_update_flash_i225(9)igc_update_nvm_checksum_i225(9)igc_get_flash_presence_i225(9)igc_init_nvm_params_i225(9)igc_set_eee_i225(9)
xoxo, your kernel bestie π β source/version: ./drivers/net/ethernet/intel/igc; date: October 2026; page: igc_write_nvm_srwr(9).
π¦ where this page comes from
- nixpkgs unstable: linux-manual 7.3.1
- π girlified by deepseek-ai/DeepSeek-V4.1-Flash-1017 on : a language model's rewrite of the original, under its terms