gfx_v7_0_cp_compute_enable(9)

✨ NAME ✨

gfx_v7_0_cp_compute_enable — enable/disable the compute CP MEs 💅

Okay so real quick vibe check: this page is from the Kernel API Manual, and it's literally about toggling the compute CP MEs. No cap, that's the whole name. 🎀

---

✨ SYNOPSIS ✨

void gfx_v7_0_cp_compute_enable (struct amdgpu_device *adev , bool enable );

Slay. That's the exact signature — keep it exactly like this, spacing and all. 🫶

---

✨ ARGUMENTS ✨

• adev — amdgpu_device pointer. That's it, that's the whole note. 📍
• enable — enable or disable the MEs. Simple as that. ✨

---

✨ DESCRIPTION ✨

It halts or unhalts the compute MEs. That's the entire description, bestie — no hidden lore, no extra side quests, just halt/unhalt energy. 💀

---

✨ SEE ALSO ✨

This is the part where the page name-drops its whole friend group. All of these live in the kernel file ./drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c:

• Kernel file ./drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c
• gfx_v7_0_init_microcode(9)
• gfx_v7_0_tiling_mode_table_init(9)
• gfx_v7_0_select_se_sh(9)
• gfx_v7_0_get_rb_active_bitmap(9)
• gfx_v7_0_setup_rb(9)
• gfx_v7_0_init_compute_vmid(9)
• gfx_v7_0_constants_init(9)
• gfx_v7_0_ring_test_ring(9)
• gfx_v7_0_ring_emit_hdp_flush(9)
• gfx_v7_0_ring_emit_fence_gfx(9)
• gfx_v7_0_ring_emit_fence_compute(9)
• gfx_v7_0_ring_emit_ib_gfx(9)
• gfx_v7_0_ring_test_ib(9)
• gfx_v7_0_cp_gfx_enable(9)
• gfx_v7_0_cp_gfx_load_microcode(9)
• gfx_v7_0_cp_gfx_start(9)
• gfx_v7_0_cp_gfx_resume(9)
• gfx_v7_0_cp_compute_load_microcode(9)
• gfx_v7_0_cp_compute_resume(9)
• gfx_v7_0_ring_emit_pipeline_sync(9)
• gfx_v7_0_ring_emit_vm_flush(9)
• gfx_v7_0_rlc_stop(9)
• gfx_v7_0_rlc_start(9)
• gfx_v7_0_rlc_resume(9)
• gfx_v7_0_get_gpu_clock_counter(9)
• gfx_v7_0_get_hdp_flush_mask(9)

---

This page's home base / source version is ./drivers/gpu/drm/amd/amdgpu, and the date on the vibes is October 2026. It's giving gfx_v7_0_cp_compute_enable(9) — stay iconic, bestie! 💖✨🦋