vcn_v5_0_1_start_dpg_mode(9)

💅 vcn_v5_0_1_start_dpg_mode(9) ✨

okay so bestie, welcome to the Kernel API Manual — pull up a chair, this one's a little function with main character energy 🫶

---

🌸 NAME 🌸

vcn_v5_0_1_start_dpg_mode — literally the VCN start, but in dpg mode 💫

---

🎀 SYNOPSIS 🎀

int vcn_v5_0_1_start_dpg_mode (struct amdgpu_vcn_inst *vinst , bool
indirect );

---

🦋 ARGUMENTS 🦋

• vinst — the VCN instance 🧚 that's the one you're working with
• indirect — a bool that controls whether we indirectly write sram 👑

---

💜 DESCRIPTION 💜

Start the VCN block with dpg mode. That's the whole vibe, no notes, periodt ✨

---

🔥 SEE ALSO 🔥

the source lives right here in the kernel file, iykyk:

./drivers/gpu/drm/amd/amdgpu/vcn_v5_0_1.c

and here's the whole friend group 🫶 (all of them, no cap, no skipping):

• vcn_v5_0_1_early_init(9)
• vcn_v5_0_1_sw_init(9)
• vcn_v5_0_1_sw_fini(9)
• vcn_v5_0_1_hw_init(9)
• vcn_v5_0_1_hw_fini(9)
• vcn_v5_0_1_suspend(9)
• vcn_v5_0_1_resume(9)
• vcn_v5_0_1_mc_resume(9)
• vcn_v5_0_1_mc_resume_dpg_mode(9)
• vcn_v5_0_1_disable_clock_gating(9)
• vcn_v5_0_1_enable_clock_gating(9)
• vcn_v5_0_1_pause_dpg_mode(9)
• vcn_v5_0_1_start(9)
• vcn_v5_0_1_stop_dpg_mode(9)
• vcn_v5_0_1_stop(9)
• vcn_v5_0_1_unified_ring_get_rptr(9)
• vcn_v5_0_1_unified_ring_get_wptr(9)
• vcn_v5_0_1_unified_ring_set_wptr(9)
• vcn_v5_0_1_set_unified_ring_funcs(9)
• vcn_v5_0_1_is_idle(9)
• vcn_v5_0_1_wait_for_idle(9)
• vcn_v5_0_1_set_clockgating_state(9)
• vcn_v5_0_1_process_interrupt(9)
• vcn_v5_0_1_set_irq_funcs(9)

---

💀 quick reminder bestie: this page ships out of ./drivers/gpu/drm/amd/amdgpu, dated October 2026, and the version is the one and only vcn_v5_0_1_start_dpg_mode(9). slay 💅✨