sdma_v2_4_rlc_resume(9)

💅 sdma_v2_4_rlc_resume(9) — Kernel API Manual ✨

🎀 NAME

sdma_v2_4_rlc_resume — setup and start the async dma engines 🫶 no cap.

---

✨ SYNOPSIS

bestie, the signature is giving:

int sdma_v2_4_rlc_resume (struct amdgpu_device *adev );

---

🦋 ARGUMENTS

• adev — an amdgpu_device pointer. That's the GPU device handle, periodt 💖

---

🌸 DESCRIPTION

okay so this function sets up the compute DMA queues and enables them (VI) ✨

It returns 0 for success, and error for failure. That's literally the whole vibe 💅

---

💜 SEE ALSO

Kernel file: ./drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c — yes bestie, that's where the source lives 🦋

• sdma_v2_4_init_microcode(9)
• sdma_v2_4_ring_get_rptr(9)
• sdma_v2_4_ring_get_wptr(9)
• sdma_v2_4_ring_set_wptr(9)
• sdma_v2_4_ring_emit_ib(9)
• sdma_v2_4_ring_emit_hdp_flush(9)
• sdma_v2_4_ring_emit_fence(9)
• sdma_v2_4_gfx_stop(9)
• sdma_v2_4_rlc_stop(9)
• sdma_v2_4_enable(9)
• sdma_v2_4_gfx_resume(9)
• sdma_v2_4_start(9)
• sdma_v2_4_ring_test_ring(9)
• sdma_v2_4_ring_test_ib(9)
• sdma_v2_4_vm_copy_pte(9)
• sdma_v2_4_vm_write_pte(9)
• sdma_v2_4_vm_set_pte_pde(9)
• sdma_v2_4_ring_pad_ib(9)
• sdma_v2_4_ring_emit_pipeline_sync(9)
• sdma_v2_4_ring_emit_vm_flush(9)
• sdma_v2_4_emit_copy_buffer(9)
• sdma_v2_4_emit_fill_buffer(9)

---

okay bye bestie 💜 this page comes from source/version ./drivers/gpu/drm/amd/amdgpu, dated October 2026, and the manual title is sdma_v2_4_rlc_resume(9) — iconic, periodt ✨👑