rx51_secure_update_aux_cr(9)

💅 rx51_secure_update_aux_cr(9) — the Kernel API Manual glow-up ✨

okay so bestie, grab a strawberry 🍓 and sit down, because we're talking about rx51_secure_update_aux_cr, straight out of the Kernel API Manual. yes, that Kernel API Manual. she's iconic, she's niche, she's doing the absolute most in a header file 💖

---

🌸 NAME 🌸

rx51_secure_update_aux_cr — literally the Routine to modify the contents of Auxiliary Control Register. that's it, that's the whole vibe check 🎀

---

✨ SYNOPSIS ✨

u32 rx51_secure_update_aux_cr (u32 set_bits , u32 clear_bits );

look at her. two arguments. no notes. slay 👑

---

🦋 ARGUMENTS 🦋

• set_bits — the bits to set in ACR. like, the ones you're turning ON, no cap 💅
• clear_bits — the bits to clear in ACR. and these are the ones getting yeeted 🫶

---

🔥 DESCRIPTION 🔥

okay so here's the whole thing: Return the non-zero error value on failure. that's the description. that's all of it. she's mysterious, she's concise, she said "iykyk" and left 😭 main character energy fr fr — returns a non-zero error value when it fails, and that is genuinely the entire documented contract, don't come for me 💀

---

💜 SEE ALSO 💜

• the Kernel file ./arch/arm/mach-omap2/omap-secure.c — the source, the origin story, the lore 🌈
• omap_secure_dispatcher(9)
• rx51_secure_dispatcher(9)
• rx51_secure_rng_call(9)

go read those too, bestie, they're the friend group 💖

---

ngl this one's a short page but it's still important, ok? treat your ACR bits with respect 🧚

⭐ and that's the page!! brought to you by ./arch/arm/mach-omap2 (her home base 🏠), dated October 2026 — see you in the next release, love u, bye 💖✨🎀