intel_pmc_gcr_update(9)

πŸ“¦ version 7.3.1, in nixpkgs unstable

πŸŽ€ NAME πŸŽ€

okay so bestie, welcome to the Kernel API Manual page for intel_pmc_gcr_update(9) β€” no cap, this one is short and sweet. It’s literally intel_pmc_gcr_update β€” Update PMC GCR register bits. slay. ✨


🌸 SYNOPSIS 🌸

int intel_pmc_gcr_update (struct intel_pmc_dev *pmc , u32 offset , u32
       mask , u32 val );

πŸ’… ARGUMENTS πŸ’…

  • pmc β€” PMC device pointer. it’s giving β€œpass me the PMC device” energy 🫢
  • offset β€” offset of GCR register from GCR address base. literally where the register lives πŸŽ€
  • mask β€” bit mask for update operation. this is the vibe check for which bits we’re touching ✨
  • val β€” update value. the actual bits you want to write, bestie πŸ’–

πŸ¦‹ DESCRIPTION πŸ¦‹

Updates the bits of given GCR register as specified by mask and val. that’s the whole plot, honestly β€” mask says which bits, val says what they become. iconic. πŸ’«


πŸ”₯ RETURN πŸ”₯

Negative value on error or 0 on success. so if it’s mad, it’s negative; if it ate, it’s 0. periodt. πŸ’…


🌈 SEE ALSO 🌈

go be nosy, bestie 🧚


mwah πŸ’‹ this page is from ./drivers/mfd, it’s dated October 2026, and it’s serving intel_pmc_gcr_update(9) realness. bye bestie! 🫢

πŸ“¦ where this page comes from