intel_pmc_gcr_update(9)
π NAME π
okay so bestie, welcome to the Kernel API Manual page for intel_pmc_gcr_update(9) β no cap, this one is short and sweet. Itβs literally intel_pmc_gcr_update β Update PMC GCR register bits. slay. β¨
πΈ SYNOPSIS πΈ
int intel_pmc_gcr_update (struct intel_pmc_dev *pmc , u32 offset , u32
mask , u32 val );
π ARGUMENTS π
pmcβ PMC device pointer. itβs giving βpass me the PMC deviceβ energy π«Άoffsetβ offset of GCR register from GCR address base. literally where the register lives πmaskβ bit mask for update operation. this is the vibe check for which bits weβre touching β¨valβ update value. the actual bits you want to write, bestie π
π¦ DESCRIPTION π¦
Updates the bits of given GCR register as specified by mask and val. thatβs the whole plot, honestly β mask says which bits, val says what they become. iconic. π«
π₯ RETURN π₯
Negative value on error or 0 on success. so if itβs mad, itβs negative; if it ate, itβs 0. periodt. π
π SEE ALSO π
- Kernel file
./drivers/mfd/intel_pmc_bxt.c intel_pmc_gcr_read64(9)intel_pmc_s0ix_counter_read(9)simplecmd_store(9)northpeak_store(9)
go be nosy, bestie π§
mwah π this page is from ./drivers/mfd, itβs dated October 2026, and itβs serving intel_pmc_gcr_update(9) realness. bye bestie! π«Ά
π¦ where this page comes from
- nixpkgs unstable: linux-manual 7.3.1
- π girlified by deepseek-ai/DeepSeek-V4.1-Flash-1017 on : a language model's rewrite of the original, under its terms