STRUCT RZG2L_PINCTRL_REG_CACHE(9)

💅 struct rzg2l_pinctrl_reg_cache — Kernel API Manual, bestie edition 🎀

okay so welcome to the Kernel API Manual entry for struct rzg2l_pinctrl_reg_cache(9) ✨ yes the title gets truncated in the header (it's giving struct rzg2l...rl_reg_cache(9), we don't talk about it 🙈) but we're here, we're hydrated, and we're about to learn a struct.

---

✨ NAME ✨

struct rzg2l_pinctrl_reg_cache — it's the register cache structure, and its whole personality is that it's to be used in suspend/resume</> 💤🫶

Like, the kernel goes to sleep and this struct is the one holding onto everybody's values so nothing gets lost. main character energy, honestly 👑

---

🌸 SYNOPSIS 🌸

struct rzg2l_pinctrl_reg_cache {
    u8 *p;
    u16 *pm;
    u8 *pmc;
    u32 *pfc;
    u32 *iolh[2];
    u32 *ien[2];
    u32 *pupd[2];
    u32 *smt[2];
    u32 *sr[2];
    u32 *nod[2];
    u32 clone;
    u8 sd_ch[2];
    u8 eth_poc[2];
    u8 oen;
    u8 other_poc;
    u8 qspi;
 };

no cap, that's the whole struct — every one of those pointers is a little cache with its own vibe, and yes bestie, iolh, ien, pupd, smt, sr and nod are all arrays of 2 🔥 (they said "two of everything" and they meant it).

---

🎀 Members 🎀

Sit down, grab a strawberry 🍓, we're going through every single one because nobody gets left behind:

• p — the P registers</c> cache 💖
• pm — the PM registers</c> cache (note: this one's a u16 *, it's special like that, yk)
• pmc — the PMC registers</c> cache
• pfc — the PFC registers</c> cache
• iolh — the IOLH registers</l> cache (u32 *iolh[2], two of 'em, always)
• ien — the IEN registers</l> cache (u32 *ien[2])
• pupd — the PUPD registers</l> cache (u32 *pupd[2]) — say it with me: pull-up pull-down 💅
• smt — the SMT registers</l> cache (u32 *smt[2])
• sr — the SR registers</l> cache (u32 *sr[2])
• nod — the NOD registers</l> cache (u32 *nod[2])
• clone — the Clone register cache (a plain u32 clone, no pointer, she's lowkey low-maintenance)
• sd_ch — the SD_CH registers cache (u8 sd_ch[2])
• eth_poc — the ET_POC registers cache (u8 eth_poc[2]) — yes the member is eth_poc and the description says ET_POC, that's just how it is, we don't edit the lore 🫶
• oen — the Output Enable register cache (u8 oen) — not oen[2], just oen. iconique, inconsistent, obsessed 😭
• other_poc — the OTHER_POC register cache (u8 other_poc)
• qspi — the QSPI registers cache (u8 qspi)

fr fr, if you're writing suspend/resume code for this driver, every field above is a thing you have to actually care about. no skipping. iykyk.

---

🦋 SEE ALSO 🦋

go be nosy in the kernel file ./drivers/pinctrl/renesas/pinctrl-rzg2l.c — that's where the whole friend group lives:

• struct rzg2l_register_offsets(9)
• enum rzg2l_iolh_index(9)
• struct rzg2l_hwcfg(9)
• struct rzg2l_pinctrl_pin_settings(9)
• rzg2l_oen_write_with_pwpr(9)

read them all in order, it's a whole saga, you'll be seated for it 🍿

---

and that's the page!! 💜 this little beauty lives under ./drivers/pinctrl/renesas and the manual says October 2026 — so mark your calendar, screenshot the header, and stan struct rzg2l_pinctrl_reg_cache(9) like the suspend/resume icon it is. mwah 💋✨🌈⭐