STRUCT MSM_DISPLAY_TOPOLOGY(9)
π struct msm_display_topology(9) β like, the whole vibe of the Kernel API Manual, bestie
okay so picture this: you're deep in the DRM/msm mines and you need a little struct that literally defines a display topology pipeline. that's it, that's the whole thing. it's from the Kernel API Manual and honestly? she's iconic. main character energy fr fr. π
β¨ NAME β¨
struct msm_display_topology β defines a display topology pipeline π«Ά
π¦ SYNOPSIS π¦
struct msm_display_topology {
u32 num_lm;
u32 num_intf;
u32 num_dspp;
u32 num_dsc;
int num_cdm;
bool cwb_enabled;
};
no cap, that's the whole shape of her. six fields, zero drama. π
π Members π
num_lmβ number of layer mixers used π« lowkey the main squeeze of the whole structnum_intfβ number of interfaces the panel is mounted on π₯οΈ yes, those interfacesnum_dsppβ number of dspp blocks used πΈnum_dscβ number of Display Stream Compression (DSC) blocks used π₯ (spelled out in full, because we're not doing cryptic abbreviations in this group chat)num_cdmβ indicates how many outputs are requesting cdm block for this display topology π it's a count and a vibecwb_enabledβ indicates whether CWB is enabled for this display topology β a wholebool, just sitting there, being true or false, honestly so valid of her
π§ SEE ALSO π§
Kernel file ./drivers/gpu/drm/msm/disp/dpu1/dpu_rm.h plus these certified baddies:
struct dpu_rm(9)dpu_rm_get_intf(9)dpu_rm_get_wb(9)dpu_rm_get_sspp(9)
go read them, iykyk πβ¨
ngl bestie, if you're reading this page you're probably already in ./drivers/gpu/drm/msm/disp/dpu1 β so like, hi, welcome, you're doing amazing π«Ά
and that's the tea, fr fr π this little moment was brought to you by ./drivers/gpu/drm/msm/disp/dpu1, dated October 2026, starring struct msm_display_topology(9) in the leading role. periodt. π
ππ¦
π¦ where this page comes from
- nixpkgs unstable: linux-manual 7.3.1
- π girlified by deepseek-ai/DeepSeek-V4.1-Flash-1017 on : a language model's rewrite of the original, under its terms