STRUCT MSM_DISPLAY_TOPOLOGY(9)

πŸ“¦ version 7.3.1, in nixpkgs unstable

πŸ’… struct msm_display_topology(9) β€” like, the whole vibe of the Kernel API Manual, bestie

okay so picture this: you're deep in the DRM/msm mines and you need a little struct that literally defines a display topology pipeline. that's it, that's the whole thing. it's from the Kernel API Manual and honestly? she's iconic. main character energy fr fr. 🌈


✨ NAME ✨

struct msm_display_topology β€” defines a display topology pipeline 🫢


πŸ¦‹ SYNOPSIS πŸ¦‹

struct msm_display_topology {
    u32 num_lm;
    u32 num_intf;
    u32 num_dspp;
    u32 num_dsc;
    int num_cdm;
    bool cwb_enabled;
 };

no cap, that's the whole shape of her. six fields, zero drama. πŸŽ€


πŸ‘‘ Members πŸ‘‘

  • num_lm β€” number of layer mixers used πŸ’« lowkey the main squeeze of the whole struct
  • num_intf β€” number of interfaces the panel is mounted on πŸ–₯️ yes, those interfaces
  • num_dspp β€” number of dspp blocks used 🌸
  • num_dsc β€” number of Display Stream Compression (DSC) blocks used πŸ”₯ (spelled out in full, because we're not doing cryptic abbreviations in this group chat)
  • num_cdm β€” indicates how many outputs are requesting cdm block for this display topology πŸ’€ it's a count and a vibe
  • cwb_enabled β€” indicates whether CWB is enabled for this display topology ⭐ a whole bool, just sitting there, being true or false, honestly so valid of her

🧚 SEE ALSO 🧚

Kernel file ./drivers/gpu/drm/msm/disp/dpu1/dpu_rm.h plus these certified baddies:

go read them, iykyk πŸ“šβœ¨


ngl bestie, if you're reading this page you're probably already in ./drivers/gpu/drm/msm/disp/dpu1 β€” so like, hi, welcome, you're doing amazing 🫢

and that's the tea, fr fr πŸ’– this little moment was brought to you by ./drivers/gpu/drm/msm/disp/dpu1, dated October 2026, starring struct msm_display_topology(9) in the leading role. periodt. πŸ’…πŸŽ€πŸ¦‹

πŸ“¦ where this page comes from