STRUCT MARVELL_NFC(9)

💅 struct marvell_nfc(9) — the Kernel API Manual, but make it cute

okay so bestie, welcome to the glow-up of struct marvell_nfc(9) from the Kernel API Manual ✨ this is the little struct that holds literally everything the Marvell NAND controller needs to know about itself. like its whole personality in one C struct. slay 💖

---

✨ NAME ✨

struct marvell_nfc — stores Marvell NAND controller information 🦋

that's it, that's the job. it's a storage struct. it stores. iconic behavior honestly.

---

🎀 SYNOPSIS 🎀

here's the whole vibe, character for character, no cap:

struct marvell_nfc {
    struct nand_controller controller;
    struct device *dev;
    void __iomem *regs;
    struct clk *core_clk;
    struct clk *reg_clk;
    struct completion complete;
    unsigned long assigned_cs;
    struct list_head chips;
    struct nand_chip *selected_chip;
    const struct marvell_nfc_caps *caps;
    bool use_dma;
    struct dma_chan *dma_chan;
    u8 *dma_buf;
 };

look at her. thirteen members. main character energy fr fr 👑

---

🌸 Members 🌸

okay let's meet the cast one by one, bestie, no skipping, we're doing all of them:

• controller — the base controller structure 💅 the foundation, the blueprint, the mother.
• dev — the parent device, and yes she's the one used to print error messages 😭 so when something breaks, this is who's doing the yelling.
• regs — the NAND controller registers 🌈 the actual hardware knobs and dials.
• core_clk — the core clock ⏰ ticking away, keeping time.
• reg_clk — the registers clock ✨ a whole separate clock, just for the registers. she's got her own thing going on.
• complete — a completion object to wait for NAND controller events 🫶 it's giving "hold please, waiting for the hardware to text back."
• assigned_cs — a bitmask describing already assigned CS lines 👑 bitmask! so each bit is a little "taken" flag. very efficient, very demure.
• chips — a list containing all the NAND chips attached to this NAND controller 🍓 the whole friend group in one list.
• selected_chip — the currently selected target chip 🌟 the one getting the spotlight right now. main character of the moment.
• caps — NAND controller capabilities for each compatible string 💜 the talents, the skillset, the résumé.
• use_dma — whether DMA is used 🔥 bool so it's a yes or a no, no in-between.
• dma_chan — the DMA channel, and heads up bestie, NFCv1 only 🙈
• dma_buf — a 32-bit aligned buffer for DMA transfers, also NFCv1 only 💀 so don't come looking for it on other versions, it's not there.

lowkey important: dma_chan and dma_buf are NFCv1-only. that's not me being dramatic, that's just the facts 😌

---

🦋 SEE ALSO 🦋

go read these next, bestie, they're all in the same friend group:

• Kernel file ./drivers/mtd/nand/raw/marvell_nand.c
• struct marvell_hw_ecc_layout(9)
• struct marvell_nand_chip_sel(9)
• struct marvell_nand_chip(9)
• struct marvell_nfc_caps(9)
• struct marvell_nfc_timings(9)
• TO_CYCLES(9)
• struct marvell_nfc_op(9)

---

that's the whole page, periodt 💅 this little icon lives in ./drivers/mtd/nand/raw and the version/date on her birth certificate says October 2026 🌈 mwah, go read the kernel source, ily, bye 🫶💖