STRUCT DPU_HW_SSPP(9)

💅 struct dpu_hw_sspp(9) — like, the pipe description bestie ✨

okay so bestie, we're in the Kernel API Manual and today's main character is struct dpu_hw_sspp — yes it's literally a pipe description, and yes it ate 🎀

---

🌸 NAME 🌸

struct dpu_hw_sspp — pipe description. that's it, that's the whole vibe check. she's a struct, she describes a pipe, she's iconic 👑

---

✨ SYNOPSIS ✨

here's the whole cast, no cap, copy it exactly:

struct dpu_hw_sspp {
    struct dpu_hw_blk base;
    struct dpu_hw_blk_reg_map hw;
    const struct qcom_ubwc_cfg_data *ubwc;
    enum dpu_sspp idx;
    const struct dpu_sspp_cfg *cap;
    const struct dpu_mdss_version *mdss_ver;
    struct dpu_hw_sspp_ops ops;
 };

---

🦋 Members 🦋

okay let's meet the squad one by one, they all matter, don't skip anyone 🙈

• base — the hardware block base structure. she's the foundation, the literal ~base~ bestie 💅
• hw — the block hardware details. all the nitty gritty hardware tea lives here 🔥
• ubwc — UBWC configuration data. (UBWC, you ask? it's giving config data, that's what the manpage says, i don't make the rules 😭)
• idx — the pipe index. which pipe are we, bestie? this tells you 🎀
• cap — pointer to layer_cfg. like, a pointer, pointing at layer_cfg. slay 🫶
• mdss_ver — MDSS version info to use for feature checks. she's the one checking if the features are even available, gatekeeper energy 👑
• ops — pointer to operations possible for this pipe. all the moves this pipe can make, in pointer form ⭐

---

🌈 SEE ALSO 🌈

go read these next, fr fr, they're all linked:

• Kernel file ./drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.h enum
• dpu_sspp_multirect_index(9)
• struct dpu_sw_pipe_cfg(9)
• struct dpu_hw_pipe_ts_cfg(9)
• struct dpu_sw_pipe(9)
• struct dpu_hw_sspp_ops(9)

---

and that's the page diva 💖 this lives over in ./drivers/gpu/drm/msm/disp/dpu1, it was dated October 2026, and the whole thing is filed under struct dpu_hw_sspp(9) — go off, you now know the entire pipe squad 💜🧚‍♀️