STRUCT DPU_HW_PP_VSYNC_INFO(9)

πŸ“¦ version 7.3.1, in nixpkgs unstable

✨ struct dpu_hw_pp_vsync_info(9) ✨

okay so bestie, welcome to the Kernel API Manual πŸ’… and honestly? this one's a little struct with a big job. buckle up πŸŽ€


🌸 NAME 🌸

struct dpu_hw_pp_vsync_info β€” a struct that literally just holds the parameters you need to configure the read and write pointers for command mode panels πŸ¦‹ no cap, that's the whole vibe.


🫢 SYNOPSIS 🫢

struct dpu_hw_pp_vsync_info {
    u32 rd_ptr_init_val;
    u32 rd_ptr_frame_count;
    u32 rd_ptr_line_count;
    u32 wr_ptr_line_count;
    u32 intf_frame_count;
 };

look at her. five u32 fields, all iconic, all necessary πŸ‘‘


πŸ’– Members πŸ’–

  • rd_ptr_init_val β€” the value of the rd pointer at the vsync edge ✨ that's it, that's the field.
  • rd_ptr_frame_count β€” how many frames have been sent since the interface got enabled 🌈 counting era fr fr.
  • rd_ptr_line_count β€” the current line on the panel (that's the rd ptr, bestie) πŸŽ€
  • wr_ptr_line_count β€” the current line within the pp fifo (and that one's the wr ptr) 🧚
  • intf_frame_count β€” frames read from intf πŸ‘‘ keeping tally, main character energy.

πŸ”₯ SEE ALSO πŸ”₯

  • Kernel file ./drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h β€” go read her, iykyk πŸ“–
  • enum dpu_3d_blend_mode(9)
  • struct dpu_hw_fmt_layout(9)
  • struct dpu_mdss_color(9)
  • struct dpu_hw_tear_check(9)

all the besties in the same friend group 🫢


ngl this page is short and sweet, but every field matters β€” don't skip a single u32 πŸ’€

and that's the whole page, bestie ✨ mwah πŸ’‹ β€” sourced straight from ./drivers/gpu/drm/msm/disp/dpu1, dated October 2026, and yes the manual name really is Kernel API Manual. periodt. πŸ’œ

πŸ“¦ where this page comes from