ENUM DPU_INTR_IDX(9)

🎀 enum dpu_intr_idx(9) 🎀

okay bestie, welcome to the Kernel API Manual entry for enum dpu_intr_idx — the dpu encoder interrupt index, straight out of the DRM/MSM DPU world 💅

---

✨ NAME ✨

enum dpu_intr_idx — dpu encoder interrupt index

like, that's literally what it is, no cap 🫶

---

🌸 SYNOPSIS 🌸

enum dpu_intr_idx {
    INTR_IDX_VSYNC ,
    INTR_IDX_PINGPONG ,
    INTR_IDX_UNDERRUN ,
    INTR_IDX_CTL_START ,
    INTR_IDX_RDPTR ,
    INTR_IDX_WB_DONE ,
    INTR_IDX_MAX

};

look at her go 😭 so many little interrupt besties in one enum

---

🦋 Constants 🦋

• INTR_IDX_VSYNC — the Vsync interrupt for a video mode panel ✨
• INTR_IDX_PINGPONG — the pingpong done interrupt for a cmd mode panel 🏓
• INTR_IDX_UNDERRUN — the underrun interrupt, and this one covers both video and cmd mode panels 👀
• INTR_IDX_CTL_START — -- undescribed -- 🙈 (the docs said nothing, so I say nothing, we just vibe)
• INTR_IDX_RDPTR — the readpointer done interrupt for a cmd mode panel 🔥
• INTR_IDX_WB_DONE — the writeback done interrupt for a virtual connector 💖
• INTR_IDX_MAX — -- undescribed -- 💀 (yes, even the max is mysterious)

---

🌈 SEE ALSO 🌈

Kernel file ./drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h enum — then go read all of these, bestie, they're the whole friend group:

• dpu_enc_split_role(9)
• dpu_enc_enable_state(9)
• struct dpu_encoder_phys_ops(9)
• struct dpu_encoder_phys(9)
• struct dpu_encoder_phys_wb(9)
• struct dpu_encoder_phys_cmd(9)
• struct dpu_enc_phys_init_params(9)

---

ngl the two -- undescribed -- entries are giving "we left that slide blank in the group presentation" energy, but we still love her 🍓

okay that's the whole page, mwah 💋 — brought to you from ./drivers/gpu/drm/msm/disp/dpu1, dated October 2026, manual name enum dpu_intr_idx(9), and she ate 💅✨🧚